Multi-Step Switching Methods for SAR ADCs

نویسندگان

  • Ying-Zu Lin
  • Ya-Ting Shyu
  • Che-Hsun Kuo
  • Guan-Ying Huang
  • Chun-Cheng Liu
  • Soon-Jyh Chang
چکیده

This paper presents multi-step capacitor switching methods for SAR ADCs based on precharge with floating capacitors and charge sharing. The proposed switching methods further reduce the transient power of the split monotonic switching method (an improved version of the monotonic switching method). Compared to the split monotonic switching, adding charge sharing achieves around 50% reduction in switching power. Using precharge with floating capacitors and charge sharing simultaneously, the switching power reduces around 75%. The proposed switching methods do not require additional intermediate reference voltages.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Variable resolution SAR ADC architecture with 99.6% reduction in switching energy over conventional scheme

A novel energy-efficient switching method for variable resolution successive approximation register (SAR) analogue-to-digital converters (ADCs) is presented. The proposed switching scheme achieves switching energy inspired by the early reset merged capacitor switching algorithm (EMCS) and monotonic capacitor switching procedure. Besides, the dummy capacitors are used to further reduce power con...

متن کامل

Energy-efficient and area-efficient switching scheme based on multi-reference for SAR ADC

A novel multi-reference capacitor switching scheme for ultralow power successive approximation register (SAR) ADCs is proposed. By using 5 references, the proposed switching scheme only dissipates 10.6 CVREF average energy and requires 256 unit capacitors, which are reduced by 99.2% and 87.5%, compared to the conventional structure. Besides, the common-mode voltage of the comparator input is ap...

متن کامل

ISSCC 2009 / SESSION 4 / HIGH - SPEED DATA CONVERTERS / 4 . 4 4 . 4 A 5 b 800 MS / s 2 mW Asynchronous Binary - Search ADC in 65 nm CMOS

Digital wireless communication applications such as UWB and WPAN necessitate low-power high-speed ADCs to convert RF/IF signals into digital form for subsequent baseband processing. Considering latency and conversion speed, flash ADCs are often the most preferred option. Generally, flash ADCs suffer from high power consumption and large area overhead. On the contrary, SAR ADCs have low power di...

متن کامل

Implementation of High Speed Low Power Split-SAR ADCS Using Vcm and Capacitor Based Switching

This paper analyzes the parasitic effects in SAR ADCs. Successive approximation technique in ADC is well known logic, where in the presented design the linearity analysis of a Successive Approximation Registers (SAR) Analog-to-Digital Converter (ADC) with split DAC structure based on two switching methods: VCM -based switching, Switch to switchback process. The main motivation is to implement d...

متن کامل

A 5.5mW 6b 5GS/s 4×-Interleaved 3b/cycle SAR ADC in 65nm CMOS

Communication devices such as 60GHz-band receivers and serial links demand power-efficient low-resolution gigahertz-sampling-rate ADCs. However, the energy efficiency of ADCs is degraded by scaling up transistor widths in the building blocks for high speed, thus increasing the impact of intrinsic parasitics. Parallel schemes like multi-bit processing and interleaving [1], can ease the problems ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013